Go to Home Page
CHEP INFORMATION
Bulletins
Committees
Scientific Program
Docs by topics
Social events
Conference location
Secretariat
GRID INFORMATION
 • Grid WShop & Tutorial
 • Grid Program
USEFUL LINKS
 • Visiting Padova
 • INFN Padova
 • University of Padova
 • CHEP: '94 '95 '97 '98

Last update: Apr 1, 2000

to first abs  to previous absby abs number to next abs  to last abs

  

to first abs on this KT  to previous abs on this KTon same keytopic to next abs on this KT  to last abs on this KT


E164

An HS-Link Network Interface Board for Parallel Computing
Andres Cruz, Jaroslav Pech, Alfonso Tarancon, Carlos L. Ullod, Carlos Ungil
 Departamento de Fisica Teorica, Universidad de Zaragoza

Speaker: Carlos Ungil

  An interface board capable to connect the PCI bus to two serial links at 1 Gbit/s each is presented. That PCI-HSLink board has been developed at CERN as a component of a testbed for the distribution and analysis of high energy data from new colliders. By using those boards and appropriate cross-link switches in our cluster of 16 Pentium Pro dual nodes (RTNN), a high performance, low cost full parallel machine is achieved.

Presentation:  Adobe Acrobat pdf Short Paper:  Adobe Acrobat pdf 
  | Top | Home | Bulletins | Committees | Scientific Program | Docs by topics | Social Event | Conference Location | Secretariat | Privacy Policy |